Abstract: Although the stacking of multiple strata to produce three-dimensional (3D) integrated circuits (ICs) improves interconnect length and hence reduces power and latency, it also results in the exacerbation of the thermal management challenge owing to the increased power density. There is a need for design tools to understand and optimise the trade-off between electrical and thermal design at the device and block levels. This study presents results from thermal -electrical cooptimisation for block-level floorplanning in a multi-die 3D IC under various manufacturing and physical design constraints. A method for temperature computation based on linearity of the governing energy equation is presented. This method is combined with previously reported electrical delay models for 3D ICs to simultaneously optimise both the maximum temperature and the interconnect length. It is shown that co-optimisation of thermal and electrical objectives results in a floorplan that is attractive from both perspectives. Physical design constraints because of cost-effective 3D manufacturing such as using fully or partly identical dies using reciprocal design symmetry (RDS), differentiated technology in each die and thinned die/wafer are discussed and their impact on the thermal -electrical co-optimisation is investigated. In some cases, the cheapest manufacturing choice, such as using identical die, for each layer may not result in optimal thermal and electrical design. Results presented in this work highlight the need for thermal and electrical co-design in multi-strata microelectronics, and for reconciling manufacturing and design considerations in order to develop practical design tools for 3D ICs.
Introduction
Stacking of multiple die/wafers with inter-stratum interconnection using through-silicon vias (TSVs) is a promising technology that offers several electrical performance benefits [1, 2] . This technology -commonly known as three-dimensional (3D) integration -has been shown to result in reduced power and latency, as well as improved form factor. Moreover, it also enables the integration of heterogeneous technologies such as CMOS, memory, RF and possibly MEMS and microfluidics as well.
The interest in 3D integration has been fuelled by rapid advances in the underlying microfabrication technologies including wafer bonding, thinning, etching and filling of TSVs [3, 4] . Although working prototypes of 3D integrated circuits (3D ICs) have been demonstrated [5] , widespread adoption of this technology requires a lot more work on the development of 3D-compatible design tools. Threedimensional design tools need to be aware of the additional constraints and opportunities in 3D ICs owing to the threedimensional nature of the problem. Moreover, the constraints placed by manufacturing processes unique to 3D ICs also need to be accounted for. Owing to the increased power density in 3D ICs, thinner die and closer physical proximity of heterogeneous technologies, there are several thermal management challenges unique to 3D IC technology. The unique design of 3D ICs may also offer some novel thermal management opportunities such as dissipation of localised heating using TSVs. In addition to improving system-level thermal performance through better heat sinks, there is also a need for developing thermal mitigation solutions at the die and block levels. Thermal and electrical performance objectives are often found to be in conflict with each other. As a result, a synergistic approach of thermal and electrical co-design needs to be developed for 3D ICs.
Electrical design of 3D ICs has attracted a lot of work in the recent past. Electrical characterisation of 3D interconnection elements, including TSVs and micropads, has been carried out [6] . TSVs offer much lower electrical resistance compared to other interconnection elements [6] . The global interconnection capacitance in 3D ICs is also expected to be lower because of the possibility of block placement in multiple, parallel silicon planes and the consequent reduction in average inter-block distance [6] . The overall signal transmission delay through a TSV has been shown to be very small, roughly equivalent to only 93 mm long global wire at the 45 nm technology node [6] . SPICE models have been used for understanding the impact of TSVs on the performance of circuits that utilise TSVs as interconnection elements [7] . In addition to the characterisation of 3D interconnect elements, circuit partitioning aspects of 3D design have also been addressed [8] . Two partitioning approaches for 3D technology have been of particular interest. On one hand, fine grain partitioning, such as gate or logic level, in single-and multi-core processor implementations in multi-die stacks has been investigated [9] . Although this requires expensive core re-design, significant performance improvement can be obtained. A related problem in such partitioning is the stacked placement of high power-consuming elements, for example logic-on-logic, and the consequent increase in power density and hence peak temperature. The second partitioning approach is evident in logic-on-memory integration [10, 11] that employs coarse grain partitioning of functional block elements in 3D. In this case, the thermal penalty is not as severe as in the logic-on-logic case, and the reduction in interconnect power because of the reduced wire length has been shown to contribute to keeping the thermal penalty to a minimum [11] .
In comparison to research on electrical design of 3D ICs, there is significantly lesser literature on thermal management aspects. Early work on 3D ICs recognised the importance of thermal management and presented simple thermal models to predict temperature rise in a 3D IC [12, 13] . More recently, a die-level heat transfer model for a multi-stack 3D IC with multiple heat sources has been presented [14] . While this model provides an analytical solution for the temperature rise in each stratum of a multidie stack as a function of heat dissipation in various strata, it does not account for non-uniform heat generation. A few papers that address electrical design issues in 3D ICs have also presented estimates of the effect of various design methodologies on temperature rise in 3D ICs [13, 15, 16] . Although there is agreement over the close coupling between electrical design and thermal performance, only a few papers have investigated electrical and thermal co-design [17 -20] . Optimisation of the placement of TSVs in order to minimise the temperature rise has been reported [21, 22] . Improvement of up to 47% in temperature rise has been reported owing to thermal optimisation of TSV placement. However, past work in this direction does not recognise manufacturing and physical design constraints unique to 3D IC technology, and their effect on thermal -electrical co-design.
As 3D-specific process steps, such as bonding and TSV formation, contribute to additional cost for manufacturing a chip, cost reduction techniques in design as well as manufacturing need to be considered. In this paper, we identify manufacturing and physical design constraints like identical die for each layer, differentiated technology bonding, impact of wafer thinning and reciprocal design symmetry (RDS) for mask reuse, and investigate thermal-electrical co-optimisation under such constraints. Our work makes it possible to evaluate the overall benefits and design trade-offs in 3D IC technology in the context of various design constraints arising from the unique manufacturing processes for 3D ICs.
We first present the underlying framework for thermalelectrical floorplanning co-optimisation in Section 2. An optimisation problem for block-level floorplanning in a 3D IC incorporating both thermal and electrical objectives is formulated. The electrical analysis is based on our prior work on delay models for 3D interconnects. Thermal analysis uses a heat transfer model based on linearity of the governing energy equation and the finite-element method (FEM). This method is shown to be a good trade-off between the accuracy of full FEM simulations and the speed of thermal resistancebased approaches for temperature computation of 3D ICs such as HotSpot [23] . Several solutions of the co-optimisation problem using simulated annealing are presented in Section 2 for thermal, electrical and mixed objectives in a representative layout of a many-core processor. In Section 3, physical design constraints for cost-effective 3D manufacturing are discussed along with their impact on the thermal-electrical co-optimisation problem. The implications of the physical design and manufacturing constraints are illustrated using various block-level floorplanning and thermal-electrical cooptimisation trends in the many-core processor. Section 5 presents conclusions of this work and possible directions for future work.
2 Thermal -electrical co-optimisation using the green's function method
The mathematical formulation of the floorplanning problem for a planar IC is well known [24] . The objective of the problem is to place a given number of circuit blocks on a silicon die so as to minimise a desired objective function, usually consisting of only electrical performance parameters. The number of global wires to be routed between each block pair a ij and the duty factor of these wires f ij are known in advance. Optimisation methods such as simulated annealing or genetic algorithms [25] are typically used. The former method starts with a solution set and introduces small perturbations in order to minimise the objective function over several iterations. Genetic algorithms rely on combining various candidate solutions and generating next-generation solutions that combine the good features of its parent solution sets.
Co-optimisation problem for floorplanning of 3D ICs
Consider an N-die stack, where each die has P × Q equally sized partitions. The goal of the problem addressed in this work is to place N × P × Q blocks in these partitions while minimising electrical and thermal objective functions described below. Although real floorplanning problems typically involve unequally sized blocks [24] , the simplification made here allows for the elucidation of the fundamental challenges and opportunities involved in 3D floorplanning, without running into operational detail and computational complexity of a fully developed design tool. The simplified approach is sufficient for use in early-stage exploration of fundamental limits. By assuming uniformly sized blocks, it is much easier to distinguish between thermally favourable and unfavourable floorplans based on the overlap of thermal power densities. Note that it is possible to use the approach outlined in this section for coarse-grain floorplanning of non-uniform blocks as well. This could be done by dividing the blocks into uniformly sized sub-blocks and running the floorplanner on the sub-blocks. Additional constraints could be specified to ensure that all sub-blocks belonging to one block stay together during the floorplanning process.
The electrical objective in this work is the total signal transmission delay between all block pairs and is given by
Here, a is the delay per unit wire length with optimal placement of repeaters and b is the delay because of signal transmission through a single TSV. a ij and f ij represent the number of global wires between blocks i and j and the duty factor of these wires, respectively. D ij refers to the Manhattan distance between blocks i and j. L i represents the die level on which the ith block has been placed. The second term in (1) accounts for signal delay owing to transmission through TSVs and/or micropads.
Values of a and b are taken from our previously reported work on the computation of signal delay through a TSV and micropads [6, 8] . For 45 nm technology node considered in this work, the values of a and b are 139.3 ps/ mm and 13.0 ps, respectively. These values indicate that the delay between two blocks placed roughly 93 mm apart on the same die is the same as two blocks placed at the same location on two adjacent die. As 2D distances increase, 3D integration becomes more and more attractive.
The thermal objective may be defined in several ways, depending on the application. As is quite common in semiconductor thermal management research, we define it to be the maximum temperature rise among all blocks
In order to express the overall objective function as a weighed average of the electrical and thermal objectives, these objectives are first normalised with their worst-case values as shown in (3) and then combined using a weighing function w T as shown in (4) eT = e T e T,worst
;ê E = e E e E,worst (3)
The worst-case objective function values, e T,worst and e E,worst , are determined by running the floorplanner to maximise, instead of minimise, the respective objective function. For example, in case of thermal optimisation, the floorplanner is run to maximise -and not minimise -temperature rise. The weighing function w T is a number between 0 and 1 which determines the relative electrical and thermal contributions to the objective function. For example, w T ¼ 0 corresponds to a pure-electrical optimisation.
Although the electrical analysis is based on our previous work for delaying modelling with 3D interconnects, thermal analysis is based on a Green's function approach based on linearity of the governing energy equation. The model for thermal analysis is described next.
Models for non-uniform heat transfer in 3D ICs
Traditionally, package-level thermal modelling of microelectronics assumes uniform heat generation over the entire silicon die. With increasing power densities, the modelling of non-uniform heat generation has become very critical [25] . This is particularly true for 3D microelectronics owing to the close proximity of different dies in the out-of-plane direction. Another shortcoming of traditional thermal models of microelectronics has been their incompatibility with electrical models. Although on one hand, full-scale finite-element models are computationally expensive and difficult to interface with electrical tools, compact thermal-resistance-based models [23] that work fast and achieve an accuracy that is reasonable for many applications are yet to percolate throughout the design community. The thermal resistance network-based approach for accounting for non-uniform heat generation utilises a thermal resistance matrix with nodes at each significant electrical block [23] . This approach represents the heat sink and package as compact thermal resistances. In order to extend this approach for a multi-die stack, shown in Fig. 1 , each heat-generating block is connected to at most four in-plane neighbours and two out-of-plane neighbours, located in the same position in the two die below and above. In case of die stacked next to the heat sink/package, one of the out-of-plane neighbours is the heat sink/package. The in-plane thermal resistances in this circuit can be computed using the thermal properties and geometry of the substrate. The out-of-plane thermal resistances may be determined using the thermal properties of the inter-die bonding layer computed in a previous paper [14] . By solving the resistance network thus generated, it is possible to determine the steady-state temperature of each thermal block. For a typical logic-on-memory two-die stack dissipating a total of 40 W using a Wakefield 698 heat sink, Fig. 2 plots maximum and average percentage error in the resistance network computation compared to full-scale finite-element simulations. It is noted that the error reduces as grid size of the resistance network increases. The errors plotted in Fig. 2 are against the results of a full-scale finiteelement simulation with over 700 K element mesh, which is appropriately refined around regions of interest and thus may be assumed to provide very accurate results. Although the resistance network method offers quick computation and easy interface with electrical simulations, the accuracy obtained may not be sufficient for some applications. A Green's function approach based on linearity of the governing energy equation is a good compromise between finite-element simulations and resistance network-based approaches. Although this approach has been used in the past for planar ICs [26] , to the best of our knowledge, this paper is its first application for temperature computation in 3D ICs.
Assuming that the governing energy equation is linear, this method offers high accuracy similar to finite-element simulations and yet can be computed much faster. The linearity assumption holds true as long as the thermal conductivities of various materials are temperature independent, a reasonable assumption in the temperature range of interest. Under this assumption, each die is divided into P × Q blocks similar to the thermal resistance approach, and full-scale FEM simulations are used to compute a Green's function matrix S ij where S ij is the temperature rise in the ith thermal block because of unit heat generation in the jth block. Thus, given a heat generation vector Q j -where Q j represents the heat dissipation in the jth block -the temperature rise in the ith block, DT i may simply be computed as
where N is the total number of dies in the stack. Once S ij is determined, the task of temperature computation is reduced merely to a matrix operation, thus greatly improving computation speed. At the same time, the temperature distribution thus computed practically coincides with one from a full-scale FEM simulation because of the underlying linearity of the problem. Fig. 2 shows significant improvement in maximum and average errors for this approach compared to the resistance network approach.
Note that this method requires N × P × Q FEM simulations to be conducted only once prior to temperature computation in order to generate the matrix S ij and is significantly quicker than having to run an FEM simulation at each floorplanning step. Typically, the number of steps taken by a floorplanning algorithm is much larger than the number of FEM simulations needed to generate S ij . Moreover, the computational ease of this method makes it possible to compute temperature at each floorplanning step instead of having to selectively compute temperature only at certain steps [17] . Compared to other temperature computation tools such as HotSpot [23] , the Green's function-based approach offers higher accuracy -equal to that of the underlying full-scale finite-element simulation. Once the matrix S ij has been computed in advance, temperature computation using this approach reduces to one matrix multiplication operation, similar to other tools based on discretisation such as HotSpot, resulting in a comparable computational time.
2.3 Co-optimisation of a representative many-core processor layout Fig. 3 shows a flow chart summarising the procedure for thermal -electrical co-optimised floorplanning using the Green's function approach and various manufacturing and physical design constraints.
Based on objective functions in (3) and (4), we will demonstrate the trade-offs and advantage of co-optimisation in the floorplanning of a 3D IC using a simulated annealing-based algorithm. The Green's function approach outlined in the previous section is used for temperature computation at each step. The FEM model used to generate the Green's function matrix S ij corresponds to a Wakefield 698 heat sink and package with a combined junction-to-air thermal resistance of around 2.0 K/W. Note that the Green's function matrix does not need to be generated at every step. Fig. 3 Flow chart summarising the procedure for objective function evaluation and floorplanning using the Green's function approach and various manufacturing and physical design constraints Fig. 3 shows manufacturing and physical design constraints as an input to the floorplanning stage of the flow. We will address these constraints in detail in the next section.
Consider a floorplanning problem representative of recently reported multi-core architectures [27] . In this case, the goal is to place 98 equally sized blocks on two silicon dies, each of which has been partitioned into 7 × 7 ¼ 49 equally sized cells. Assume that the 98 blocks comprise 45 cores (C01 -C45), corresponding 45 memories (M01 -M45) and one central unit (X01) that communicates with all cores and seven blank blocks (B01 -B07). Assume that each core block has 200 global wires to/from the corresponding memory block, and each core has 100 wires running to the central unit. Assume a duty factor of unity for all wires. Assume that each core, memory and central unit dissipate 0.80, 0.05 and 1.75 W, respectively, for a total heat dissipation of 40 W. The blank blocks have no active circuit element and do not dissipate any power.
Although this section considers a two-die stack, the tradeoffs and co-optimisation characteristics highlighted here will remain true even for a 3D IC realised on more than two dies.
Figs. 4a and b plot the electrical and thermal objectives during a 15 000-step optimisation for pure-electrical and pure-thermal optimisations, respectively. Note that a reduction of 0.1 in the value ofê T corresponds to a temperature reduction of approximately 108C, which is quite significant and is known to result in roughly twice as good device/system reliability and failure rate. In Fig. 4a , the evolution of the objective states over each step of the optimisation flow is from right to left, in the direction of reducing value of the electrical objective. Once the electrical objective reaches its lowest value, the thermal objective oscillates significantly without any change in the electrical objective. It is important for the algorithm to recognise this and select the state that, in addition to the lowest electrical objective, also has the lowest thermal objective among the oscillating states towards the end of the optimisation. This phenomenon is also observed for the pure-thermal optimisation case, shown in Fig. 4b , wherein the objective state evolves from top to bottom in the direction of reducing thermal objective. There is significant oscillation in the electrical objective value without any change in the thermal objective towards the end of the optimisation. Fig. 4c shows a similar plot for the case of mixed optimisation (w T ¼ 0.5). Unlike the first two cases, there is no significant oscillation as the algorithm reduces both the thermal and the electrical objective functions. Thus, thermal-electrical co-optimisation avoids the ambiguity involved in thermal-or electrical-only optimisation. This is further elucidated in Figs. 5a-d , which show the optimised floorplans for thermal optimisation (temperature minimisation only), electrical optimisation (delay minimisation only) and two cases of co-optimisation. Table 1 presents the thermal and electrical objective values for each of these cases. Fig. 5a shows that when electrical delay is to be optimised, the floorplan seeks to place all cores around the central unit, including on the die not containing the central unit. The central unit itself is placed as centrally on a die as possible, in order to maximise the number of close neighbours. In addition, memory blocks are placed relatively close to their respective core blocks. However, as shown in Table 1 , the objective of delay reduction causes poor thermal performance owing to the clustering together of high-power blocks. On the other hand, when only the thermal objective is to be minimised, all cores and the central unit are placed on die0, which is stacked next to the heat sink, as shown in Fig. 5b . In general, the thermal objective is found to be less insensitive to the optimisation goal, as observed in Table 1 . Although the temperature rise can be reduced by only around 13% compared to the worst-case value by using a pure-thermal objective, the electrical delay can be reduced by almost half by using a pure-electrical objective. However, given that the performance and reliability of several electronic components degrades exponentially with increasing temperature, even a 13% improvement in temperature may be significant. It is instructive to examine the optimised values of the electrical and thermal objectives for various values of the weighing function. As shown in Fig. 6 , theê E againstê T curve is very steep at either ends of the range of w T . This indicates that a pure-thermal or pure-electrical optimisation does not produce a significant incremental improvement in the objective and that this minor improvement comes at a significant expense of the other objective. For example, between w T ¼ 0.1 and w T ¼ 0.0 (pure electrical optimisation), there is a paltry 0.5% improvement in ê E , which is accompanied by a 4% increase in temperature. Similarly, there is significant electrical penalty in the pure-thermal case compared to w T ¼ 0.9. In general, as one approaches either w T ¼ 0 or w T ¼ 1.0, there are diminishing returns on the objective being optimised. Fig. 6 shows that mixed optimisation, even when biased towards either thermal or electrical objective, is preferable compared to pure-thermal or pure-electrical optimisation. 
Consideration of manufacturing constraints
The microelectronics design and manufacturing processes are particularly coupled in the case of 3D microelectronics. Although stacked die manufacturing enables several new design options, it also places several layout and placement constraints that must be considered by the design tools. For example, papers investigating floorplanning in 3D ICs assume the flexibility of arbitrary placement of blocks anywhere on the die, and on any die [17] , which may not be true under manufacturing constraints such as differentiated technology for each die, or identical set of masks for each die. Similarly, algorithms for TSV placement for temperature minimisation have not accounted for process-related constraints on local and global TSV density [21, 22] . When the wafer-to-wafer bonding process is used to manufacture 3D ICs, the two die must be identically sized to each other for wafer-level alignment. Moreover, the need for keeping the number of masks to a minimum because of prohibitive mask cost often dictates that the two die be mostly or partly identical to each other. This clearly leads to significant constraints in floorplanning. The impact of these physical design constraints on thermal-electrical co-optimisation are outlined below.
Constraints owing to differentiated technology bonding
Manufacturing constraints must be taken into consideration for floorplanning of 3D ICs when different technologies are required to be placed exclusively in separate dies. For example, in logic-on-memory integration, it is possible that logic and memory blocks are placed on exclusive dies, so that for economic reasons, the logic die can be manufactured at an advanced technology node, whereas the memory die is manufactured at an old technology node for advantages such as lower leakage and better yield, utilising older manufacturing infrastructure. In such a case, any viable floorplan must limit heterogeneous technologies to separate die. For example, floorplans such as Fig. 5a that place core blocks on both die are infeasible under this constraint. The floorplanning problem in Section 2.3 was solved with this additional constraint. Results are summarised in Table 2 and Fig. 7 . In this case, since all logic blocks must be placed on the same die, there is not much scope for thermal optimisation except for placing the high power density core die next to heatsink. The thermal performance of the thermally optimised floorplan is only slightly better than that of the electrically optimised floorplan. On the other hand, the electrical performance is improved substantially by electrical optimisation, which ensures that memory blocks are placed directly under their corresponding logic blocks.
Constraints owing to identicaldie/wafer bonding
In cost-effective implementation of 3D chips, two identical or partially identical die (e.g. identical active device layers) can be bonded using die/wafer-to-wafer bonding. This approach essentially removes the flexibility of independent design of the two die. The floorplanning problem of Section 2.3 was solved considering this significant constraint. The results summarised in Table 2 and Fig. 8 show that the identical die constraint results in very high temperature rise, regardless of the optimisation strategy used. The stiff thermal penalty in this case results from the large local power density because of compulsory overlap of heat sources on the two die. Even when a pure-thermal optimisation strategy is used, the maximum temperature decreases only by a few percent. Thus, in this case, it is advisable to focus on electrical optimisation, which can result in a reduction of electrical delay by almost half without increasing the temperature too much. At the same time, advanced thermal managemment strategies at the dieand package-levels must be employed to address the increased thermal dissipation resulting in this case. Thus, cost models analysing the relative cost of identical die/wafer bonding must recognise and model the increased thermal management costs.
Constraints because of identical die/wafer bonding with reciprocal design symmetry (RDS)
In a previous paper, we presented a novel design technique using RDS that allows a mask set (or at least a majority of the masks in a set) to be used for different strata while still achieving vertical placement of different design functionality or design blocks [16] . RDS can be applied to either die or wafer-level stacking where two strata can be bonded in a face-to-face or back-to-face configuration. The concept of RDS can be best described using a schematic illustration as in Fig. 9 . The single die illustration prior to bonding is a circuit with two adjacent, but different, components A and B. Furthermore, the circuit functionality of each die can be functionally complete with interconnection elements between A and B. Figs. 9a and b show two different methods for stacking of two such dies according to RDS such that components A and B of different stratum are vertically adjacent because of illustrated rotations during the bonding process. In addition to the vertical juxtaposition of different components, the RDS must provide appropriate inter-stratum connections which complete the desired circuit using different circuit components from the vertically adjacent strata. Further design considerations for external IO placement, design for test features, and TSV and micropad planning are discussed in [16] along with application to multi-core processor design. Thermal -electrical co-optimisation of floorplanning of identical die can be improved by using RDS. The design of a two-die 3D IC was considered, in which each die was assumed to be an identical system-on-chip (SoC) wherein Fig. 8 Floorplans, when the two die must be identical, for a Electrical optimisation b Thermal optimisation Some blank blocks are inactivated core or memory blocks. These blank blocks are equivalent to core or memory blocks for manufacturing purposes. For example, B03 is equivalent to a core block, etc half the die space was dedicated to core blocks and the other half to memory blocks designed according to RDS. In particular, a 6 mm × 6 mm die size was assumed, in which two 3 mm × 6 mm halves were reserved for core and memory blocks, respectively. Thirty-six core blocks and 36 memory blocks, each of size 1 mm ×1 mm, and dissipating 1.0 and 0.1 W, respectively, were floorplanned in the available space. Two hundred wires were assumed to exist between each core block and its corresponding memory block. In case of a multi-core SoC, two block placement strategy satisfies RDS properties. Fig. 10a illustrates functionally grouped placement where all cores are grouped and placed next to the group of memory blocks in each die. In this case, the electrically optimised floorplan is also thermally optimised. Figs. 10b and c illustrate thermal and electrical optimisation of functionally sparse placement where core and memory blocks can be placed anywhere in the die meeting RDS properties. While the thermal optimisation seeks to spread around core blocks in the entire die, the electrical optimisation tends to cluster core blocks in the centre of the die, which is of course thermally undesirable. Whereas cases b and c lead to excellent values of the thermal and electrical objective, respectively, case a leads to reasonably good values for both parameters.
The electrical and thermal objective functions were calculated for floorplans optimised both without RDS and with RDS using functionally grouped placement. Table 3 summarises the results. It is found that use of RDS significantly improves the thermal performance of the two-die stack compared to identical die stacking as in Section 2.3. This is fundamentally because RDS prevents the physical overlap of high-power core blocks on the two dies, resulting in lower local power density and hence lower temperature. Further, RDS also significantly improves the electrical performance of the 3D IC as it enables close proximity between core blocks and their respective memory blocks, in spite of the two die being identical to each other. RDS works best when die have symmetric features and use the same technology. When there is no or little symmetry in the die and differentiated technology integration is desirable, the benefit of implementing RDS is very limited.
Constraints owing to die/wafer thinning
The manufacture of 3D ICs with TSVs also requires significant die thinning, primarily because the aspect ratio of a TSV is limited to around 10:1 for manufacturing reasons. Thus, a TSV with a 5 mm diameter requires one of the die to be thinned down to 50 mm or lesser. This introduces significant thermal management challenges because of the reduced effectiveness of the die as a heat spreader. Table 4 summarises results from floorplanning optimisation simulation carried out for a two-die stack, in which one of the dies is 750 mm thick whereas the other is thinned down to 50 mm, and compares with the case where both dies are regularly sized. Note that the thermal and electrical objective functions have been normalised using the same value in both cases, in order to enable fair comparison between the two cases. Although the electrical objective function value remains nearly unchanged compared to the full-thickness die case, there is significant increase in the thermal objective function. When the electrical objective is optimised, the resulting temperature objective is nearly twice as much as the corresponding value from the fullthickness die case. This emphasises the increased importance of considering thermal management in design optimisation of 3D ICs with substantially thinned die. Table 4 shows that in this case, the temperature value can be brought down to a reasonable value by adopting mixed optimisation approach, which also results in a reasonable value of electrical delay.
Conclusions and future work
This paper presents thermal -electrical co-optimisation of floorplanning in 3D ICs under manufacturing and physical design constraints. The characteristics of floorplans of a representative many-core processor optimised thermally and electrically are discussed in detail. It is shown that by careful co-optimisation, it may be possible to generate floorplans with both thermal and electrical performance parameters that are close to their respective best-possible values. It is shown that whereas a thermally optimal floorplan results in almost doubling of electrical delay, the increase in temperature rise in an electrically optimal floorplan is relatively lesser. However, this small temperature rise may still be significant for reliability considerations and must be examined in more detail. The effect of the interconnection architecture on the thermalelectrical co-optimisation needs to be investigated further. The nature of thermal -electrical trade-offs is likely to be more complicated if more than two dies are stacked. Such cases also need to be investigated in detail. Mechanical stress generation owing to thermal expansion mismatch in TSVs is an important consideration that must be investigated. Models to understand thermal -electricalmechanical trade-off and optimisation could be very beneficial for 3D IC design. Cost-effective 3D integration schemes and manufacturing technologies, such as identical die bonding, differentiated technology bonding and thinned die/wafer bonding, introduce new physical design constraints, which limit electrical design flexibility and increase the thermal challenge in 3D ICs. Some of these challenges may be partially offset by using novel design concepts like RDS as presented in this paper. Finally, towards the goal of incorporating thermal models and thermal -electrical codesign in floorplanning and other EDA tools, the investigation of the thermal -electrical trade-off in larger floorplanning problems is recommended.
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